Home
Courses
About
School
Notes
Questions
MCQ
Contact
Vocational Courses
Compilers
Compilers
Symbol Table Organization
Question 1
Marks :
+2
|
-2
Pass Ratio :
100%
In a vectored interrupt ____________
The branch address is assigned to a fixed location in memory
The interrupting source supplies the branch information to the processor through an interrupt vector
The branch address is obtained from a register in the processor
None of the mentioned
Explanation:
It branches to process the interrupt.
Question 2
Marks :
+2
|
-2
Pass Ratio :
100%
Virtual memory consists of _________
Static RAM
Dynamic RAM
Magnetic memory
None of the mentioned
Explanation:
It does consist of static RAM.
Question 3
Marks :
+2
|
-2
Pass Ratio :
100%
In signed-magnitude binary division, if the dividend is (11100)2 and divisor is (10011)2 then the result is _________
(00100)2
(10100)2
(11001)2
(01100)2
Explanation:
After division we get 20 which is 10100.
Question 4
Marks :
+2
|
-2
Pass Ratio :
100%
When CPU is executing a Program that is part of the Operating System, it is said to be in __________
Interrupt mode
System mode
Half mode
Simplex mode
Explanation:
It is in System Mode.
Question 5
Marks :
+2
|
-2
Pass Ratio :
100%
A Stack-organised Computer uses instruction of __________
Indirect addressing
Two-addressing
Zero addressing
Index addressing
Explanation:
Zero addressing modes are used in stack organised computer.
Question 6
Marks :
+2
|
-2
Pass Ratio :
100%
The main memory in a Personal Computer (PC) is made of __________
Cache memory
Static RAM
Dynamic Ram
Cache memory & RAM
Explanation:
It is made up of cache memory and RAM.
Question 7
Marks :
+2
|
-2
Pass Ratio :
100%
The addressing mode used in an instruction of the form ADD X Y is ________
Absolute
Indirect
Index
None of the mentioned
Explanation:
This addressing mode is indexed.
Question 8
Marks :
+2
|
-2
Pass Ratio :
100%
An n-bit microprocessor has __________
n-bit program counter
n-bit address register
n-bit ALU
n-bit instruction register
Explanation:
N bit microprocessor has bit instruction register.
Question 9
Marks :
+2
|
-2
Pass Ratio :
100%
Von Neumann architecture is __________
SISD
SIMD
MIMD
MISD
Explanation:
It is single instruction single data.
Question 10
Marks :
+2
|
-2
Pass Ratio :
100%
If the main memory is of 8K bytes and the cache memory is of 2K words. It uses associative mapping. Then each word of cache memory shall be __________
11 bits
21 bits
16 bits
20 bits
Explanation:
Each should be 8*2=16 bits.
1
2
3
4
5
6
7
8
9
10
Time Left:
Submit
Score
:
Rank
:
Accuracy
:
%
Time
:
Total Question
:
Attempted
:
Correct
:
Wrong
:
User Name
Email Id
Mobile No
Submit